You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
140 lines
4.6 KiB
C
140 lines
4.6 KiB
C
4 weeks ago
|
//###########################################################################
|
||
|
|
//
|
||
|
|
// FILE: DSP2833x_Examples.h
|
||
|
|
//
|
||
|
|
// TITLE: DSP2833x Device Definitions.
|
||
|
|
//
|
||
|
|
//###########################################################################
|
||
|
|
// $TI Release: F2833x/F2823x Header Files and Peripheral Examples V142 $
|
||
|
|
// $Release Date: November 1, 2016 $
|
||
|
|
// $Copyright: Copyright (C) 2007-2016 Texas Instruments Incorporated -
|
||
|
|
// http://www.ti.com/ ALL RIGHTS RESERVED $
|
||
|
|
//###########################################################################
|
||
|
|
|
||
|
|
#ifndef DSP2833x_EXAMPLES_H
|
||
|
|
#define DSP2833x_EXAMPLES_H
|
||
|
|
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
|
||
|
|
//
|
||
|
|
// Specify the PLL control register (PLLCR) and divide select (DIVSEL) value.
|
||
|
|
//
|
||
|
|
//#define DSP28_DIVSEL 0 // Enable /4 for SYSCLKOUT
|
||
|
|
//#define DSP28_DIVSEL 1 // Enable /4 for SYSCKOUT
|
||
|
|
#define DSP28_DIVSEL 2 // Enable /2 for SYSCLKOUT
|
||
|
|
//#define DSP28_DIVSEL 3 // Enable /1 for SYSCLKOUT
|
||
|
|
|
||
|
|
#define DSP28_PLLCR 10
|
||
|
|
//#define DSP28_PLLCR 9
|
||
|
|
//#define DSP28_PLLCR 8
|
||
|
|
//#define DSP28_PLLCR 7
|
||
|
|
//#define DSP28_PLLCR 6
|
||
|
|
//#define DSP28_PLLCR 5
|
||
|
|
//#define DSP28_PLLCR 4
|
||
|
|
//#define DSP28_PLLCR 3
|
||
|
|
//#define DSP28_PLLCR 2
|
||
|
|
//#define DSP28_PLLCR 1
|
||
|
|
//#define DSP28_PLLCR 0 // PLL is bypassed in this mode
|
||
|
|
|
||
|
|
//
|
||
|
|
// Specify the clock rate of the CPU (SYSCLKOUT) in nS.
|
||
|
|
//
|
||
|
|
// Take into account the input clock frequency and the PLL multiplier
|
||
|
|
// selected in step 1.
|
||
|
|
//
|
||
|
|
// Use one of the values provided, or define your own.
|
||
|
|
// The trailing L is required tells the compiler to treat
|
||
|
|
// the number as a 64-bit value.
|
||
|
|
//
|
||
|
|
// Only one statement should be uncommented.
|
||
|
|
//
|
||
|
|
// Example 1:150 MHz devices:
|
||
|
|
// CLKIN is a 30MHz crystal.
|
||
|
|
//
|
||
|
|
// In step 1 the user specified PLLCR = 0xA for a
|
||
|
|
// 150Mhz CPU clock (SYSCLKOUT = 150MHz).
|
||
|
|
//
|
||
|
|
// In this case, the CPU_RATE will be 6.667L
|
||
|
|
// Uncomment the line: #define CPU_RATE 6.667L
|
||
|
|
//
|
||
|
|
// Example 2: 100 MHz devices:
|
||
|
|
// CLKIN is a 20MHz crystal.
|
||
|
|
//
|
||
|
|
// In step 1 the user specified PLLCR = 0xA for a
|
||
|
|
// 100Mhz CPU clock (SYSCLKOUT = 100MHz).
|
||
|
|
//
|
||
|
|
// In this case, the CPU_RATE will be 10.000L
|
||
|
|
// Uncomment the line: #define CPU_RATE 10.000L
|
||
|
|
//
|
||
|
|
#define CPU_RATE 6.667L // for a 150MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 7.143L // for a 140MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 8.333L // for a 120MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 10.000L // for a 100MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 13.330L // for a 75MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 20.000L // for a 50MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 33.333L // for a 30MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 41.667L // for a 24MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 50.000L // for a 20MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 66.667L // for a 15MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
//#define CPU_RATE 100.000L // for a 10MHz CPU clock speed (SYSCLKOUT)
|
||
|
|
|
||
|
|
//
|
||
|
|
// Target device (in DSP2833x_Device.h) determines CPU frequency
|
||
|
|
// (for examples) - either 150 MHz (for 28335 and 28334) or 100 MHz
|
||
|
|
// (for 28332 and 28333). User does not have to change anything here.
|
||
|
|
//
|
||
|
|
#if DSP28_28332 || DSP28_28333 // 28332 and 28333 devices only
|
||
|
|
#define CPU_FRQ_100MHZ 1 // 100 Mhz CPU Freq (20 MHz input freq)
|
||
|
|
#define CPU_FRQ_150MHZ 0
|
||
|
|
#else
|
||
|
|
#define CPU_FRQ_100MHZ 0 // DSP28_28335||DSP28_28334
|
||
|
|
#define CPU_FRQ_150MHZ 1 // 150 MHz CPU Freq (30 MHz input freq) by DEFAULT
|
||
|
|
#endif
|
||
|
|
|
||
|
|
//
|
||
|
|
// Include Example Header Files
|
||
|
|
//
|
||
|
|
|
||
|
|
//
|
||
|
|
// Prototypes for global functions within the .c files.
|
||
|
|
//
|
||
|
|
#include "F28335/DSP2833x_GlobalPrototypes.h"
|
||
|
|
#include "F28335/DSP2833x_EPwm_defines.h" // Macros used for PWM examples.
|
||
|
|
#include "F28335/DSP2833x_Dma_defines.h" // Macros used for DMA examples.
|
||
|
|
#include "F28335/DSP2833x_I2c_defines.h" // Macros used for I2C examples.
|
||
|
|
|
||
|
|
#define PARTNO_28335 0xEF
|
||
|
|
#define PARTNO_28334 0xEE
|
||
|
|
#define PARTNO_28333 0xEA
|
||
|
|
#define PARTNO_28332 0xED
|
||
|
|
#define PARTNO_28235 0xE8
|
||
|
|
#define PARTNO_28234 0xE7
|
||
|
|
#define PARTNO_28232 0xE6
|
||
|
|
|
||
|
|
//
|
||
|
|
// Include files not used with DSP/BIOS
|
||
|
|
//
|
||
|
|
#ifndef DSP28_BIOS
|
||
|
|
#include "F28335/DSP2833x_DefaultIsr.h"
|
||
|
|
#endif
|
||
|
|
|
||
|
|
//
|
||
|
|
// DO NOT MODIFY THIS LINE.
|
||
|
|
//
|
||
|
|
#define DELAY_US(A) DSP28x_usDelay(((((long double) A * 1000.0L) / \
|
||
|
|
(long double)CPU_RATE) - 9.0L) / 5.0L)
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif /* extern "C" */
|
||
|
|
|
||
|
|
#endif // end of DSP2833x_EXAMPLES_H definition
|
||
|
|
|
||
|
|
//
|
||
|
|
// End of file
|
||
|
|
//
|
||
|
|
|